Abstract-This paper presents the design of a 1024-channel dual-modality CMOS biosensor suitable for both capacitive sensing and impedance spectroscopy. The chip serves as a platform for detection, localization and monitoring of bacteria and can be adopted for affinity-based assays. The chip features a 32x32 array of unpassivated metal electrodes formed on the top metal of a 0.18μm CMOS process, with an overall sensing area of 2.06 mm 2 . The system design is based on a shared in-pixel integrator that can be used as a charge amplifier for capacitive sensing (CS) or as part of a transimpedance amplifier for electrical impedance spectroscopy (EIS). The CS mode is capable of a operation bandwidth of 50 MHz at a current consumption of 82 μA per pixel. The EIS channel operates over a bandwidth between 100 Hz and 1 MHz with a total input-referred current noise of 48 pA RM S and a current consumption of 210 μA per channel.
I. INTRODUCTION
Lab-on-chip devices have gained widespread interest in electrochemical and biomedical research as a tool to study the electrical and physical properties of biological interfaces and provide valuable diagnostic information about potential pathological condition of biological cells, tissues and organs. Integrated impedance biosensors represent the latest trend in the development of label-free and cost-effective diagnostic devices with remarkable sensitivity to bacterial cells towards single-cell detection [1] . These types of sensors combine arrays of hundreds or thousands of microelectrodes formed in the top metal layer of a CMOS process, thus enabling the realization of miniaturized, high-throughput and portable point-of-care diagnostic tools. Among the preferred sensing methods, capacitive sensing (CS) has been extensively adopted to detect and image micro and nanoparticles, cell localization and bacteria growth monitoring [2] - [4] . CS operates by measuring the changes in permittivity in the solution at frequencies at which the cell acts predominantly as a capacitor. A limitation of CS-based systems is the lack of selectivity, which limits its adoption to single cell types. Alternatively, electrical impedance spectroscopy (EIS) has been effectively used to measure changes in cell impedance related to the presence of target analytes, including enzymes, antibodies and DNA [5] , [6] . Furthermore, EIS can be used as a complementary approach to CS in order to measure cell anchorage, proliferation and morphology, and discriminate between among cell populations based on impedance maps representing the physiological dynamic behavior of cells and tissue [7] . A combined CS-EIS CMOS system integrated with onchip sensor arrays can therefore provide a powerful platform for cell detection and localization enhanced by the capability to track cell and tissue temporal morphological changes for the development of high-resolution spatio-temporal analysis of cell cultures, cell-to-cell interaction and tissue dynamics. This paper presents the design of a 1024-channel dual-modality impedance biosensor, suitable for both high-frequency capacitive sensing and impedance spectroscopy. The next sections will provide details on the design of the system with simulated operation and summary of performance.
II. SYSTEM ARCHITECTURE
The architecture of the CMOS sensor chip is shown in Fig.  1 . The chip comprises an array of 1024 active pixels, consisting of a set of planar electrodes and a charge amplifier, shown in the inset of Fig. 1 . Four pixels can be addressed concurrently using a 5-bit row decoder and a 3-bit column decoder. Each column has a dedicated column buffer and a sampler. The output of the column buffer, V coli , can be either connected to a set of 4 output buffers (in CS mode) or to 4 differentiators and programmable gain amplifiers (in EIS mode). The chip can be operated by a microcontroller thanks to the on-chip serial-to-peripheral interface (SPI) using only 3 lines. The SPI consists of 2 16-bit registers that control the chip enable signals, differentiator gain and PGA gain. The analog output of each channel is buffered internally and available at pinout. The specifications of the design are based on a simplified model of the cell behavior reported in the inset of Figure 2 . The model consists of a capacitor formed by a reference plate and a sensor plate, and a frequency-dependent complex impedance that represents the double-layer capacitance, C DL , between the sensor plate and the solution, a parallel combination of the solution resistance, R sol and capacitance, C sol , in series with the bulk resistance, R bulk . Three main regions can be identified by plotting the impedance magnitude and phase of the cell model. At low frequencies the impedance is dominated by C DL . In the frequency mid-range, the impedance is mainly represented by R sol with the phase approaching 0
• . At frequencies higher than the solution cutoff frequency of (2πR sol · C sol ) −1 , the solution is predominantly capacitive.
A. Pixel Circuit
The in-pixel circuitry consists of an inverter-based integrator architecture [2] . The pixel circuit differs from conventional charge-based amplifiers in that it can be used for both capacitive sensing, and as the first stage of a integrator-differentiator TIA to perform impedance spectroscopy. Transistor M 1 and M 2 form a class-AB inverting amplifier. The cascode transistors M 3 and M 4 serve to increase the amplifier open-loop gain as well as switches to address individual pixel. The integrator capacitor C i is implemented as an interdigitated structure in a single metal layer with a nominal extracted capacitance of 57 fF and a parasitic capacitance of 13 fF.
In order to extend the output dynamic range an auxiliary capacitor, C aux of 100 fF is used in both CS and EIS modes. A silicon capacitor was used in order to maximize the capacitance to area ratio. In CS mode a small offset charge, proportional to the applied voltage, V aux is removed from the output node, reducing the output voltage below the nominal inverter threshold, prior to applying an excitation voltage, V EXT to the reference plate [2] . Is EIS mode, the auxiliary capacitor is connected in parallel to C i , thus reducing the integrator gain and avoiding saturation of the amplifier when operated at lower frequencies. A feedback resistor is included to provide a dc current path during EIS operation. The resistor is implemented by 2 mos pseudoresistors in series with a simulated equivalent resistance of 1 TΩ. The integrator output is buffered by a column line driver formed by a zero-V TH native transistor, M 5 , two 3.3V switches, M 6−7 and a 20 μA bias current, I BIAS . The native transistor was chosen in order to obtain a wide dynamic range between 0.3V (overdrive of the bias current) and 1.5V (buffer saturation). The use of 3.3V switches ensures correct operation when the source voltage of M 5 is large and the V GS of the switches is reduced.
The sensor dimensions are defined by an unpassivated area measuring 15μm by 15μm. This size was chosen as the smaller possible region of unpassivated top metal (AlCu of thickness of 880 nm) according to the foundry's design guidelines. The extracted parasitic capacitance of the sensor is in the order of 3.7 fF. In EIS mode, the in-pixel integrator represents the first stage of an integrator-differentiator TIA, as shown in Figure 4 . The TIA transfer function is given by:
where R d and C d are the differentiator resistor and capacitor and C F B is the differentiator feedback capacitor (100 fF) that ensures stability. The differentiator is implemented by a folded-cascode opamp in order to accommodate the high input voltage range supplied by the integrator and provide large open-loop gain. The simulated open-loop gain of the differentiator opamp is 83dB with a bandwidth of 28 MHz and a phase margin of 65
• . The simulated thermal noise floor of the opamp is 18 nV/ √ Hz. The differentiator resistor is set to 1 MΩ and the differentiator capacitor is implemented in a 3-bit programmable array (control signal b) with capacitance range between 500 fF and 4 pF.
The simulated frequency response of the integrator and the TIA is shown in Figure 5 . The TIA achieves a mid-band programmable gain between 130dB and 150dB. The low cutoff frequency, f L is 10 Hz, while the high-frequency cutoff, f H is slightly affected by the parasitics of the gain setting capacitors Fig. 4 : Implementation of a TIA based on an integrator-differentiator structure. The TIA noise was simulated in a bandwidth between 100 Hz and 10 MHz. Figure 6 shows the TIA total inputreferred current noise. The simulated TIA thermal noise is 38 fA/ √ Hz and the total integrated r.m.s noise over a bandwidth between 100 Hz and 1 MHz is 48 pA RMS . This corresponds to approximately 316 pA pp . Assuming an excitation voltage, V EXT , of 10 mV pp applied to the reference plate, this system has the potential to resolve admittances, Y (ω), as low as 32 nS.
III. CHIP OPERATION
The chip was designed in a 0.18μm 6-metal CMOS technology. It consists of 64 pads for a total area of 3.154-by-3.154 mm 2 . The chip layout is shown in Fig. 7 along with the layout of a pixel in the inset of the figure. The performance of the chip was simulated in Cadence Spectre. The key performance parameters are summarized in Table I . The solution capacitance is then determined as ΔV X /V EXT ·C i and equals 145 fF, which is within 3.5% of the expected value. The sensitivity of the CS circuit was simulated to be 20 mV/fF. This is limited by the integrator gain, set by the feedback capacitor C i and can be increased by reducing the value of the capacitor at the expense of reduced dynamic range of the EIS channel. Figure 9 shows the performance of the TIA in response to a peak-to-peak input current, I IN of 1nA at a frequency of 10 kHz. Figure 9a shows the transient waveforms of the input current, the integrator output, V int and the TIA output, V d . Any offset and drift of the integrator output voltage due to dc current charging the feedback capacitor is cancelled by the intrinsic ac coupling of the differentiator as shown in the the V d trace. Figure 9b shows a 1024-point FFT of the output of the TIA with the first 3 harmonics. The fundamental component is at -49 dB (A MID =150dB), while the amplitude of the first harmonic is -84dB, giving a dynamic range of 35dB. The total harmonic distortion was calculated with the first 5 tones to be 2% at a frequency of 10 kHz. The dynamic range of the EIS channel is extended with the aid of a 2-stage resistive feedback PGAs with the gain of the first stage between 1 V/V and 8 V/V and the gain of the second stage selectable between 1, 10 and 100.
IV. CONCLUSION
This paper has presented the design of an integrated impedimetric biosensor chip in a CMOS process, which is currently in fabrication. To the authors' knowledge, this is the first chip featuring 1024 integrated sensors, which is suitable for performing dual-modality capacitive sensing and impedance spectroscopy. The chip lends itself to the development of lowcost multiplexed interfaces for detection, imaging and analysis of bacterial cultures and affinity-based assays. 
